Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Lukas Jünger, M.Sc.

Scientific Staff

Room: 505
+49 241 80-28426
+49 241 80-28306
lukas.juenger(at)ice.rwth-aachen.de
View LinkedIn Profile

Teaching

Praktikum Technische Informatik

Students

Student assistants:

Peter Tissen
Simon Winther

Thesis & Student Jobs

Students interested in a BSc/MSc thesis or a HiWi job are asked to make an appointment via email or to personally visit me at the institute. Open positions can be found here.

My student jobs focus on low-level software (e.g. Linux) and hardware modeling using SystemC. If you would like to learn more in this area, contact me.

Biography

Lukas Jünger received his B.Sc. and M.Sc. degree in Electrical Engineering from RWTH Aachen University in 2015 and 2018 respectively. Since 2018, he is a PhD student at the Institute of Communication Technologies and Embedded Systems under the supervision of Prof. Rainer Leupers. His research focus is the modeling and simulation of heterogeneous multi-processor computer systems.

Publications

Bosbach, N., Jünger, L., Pelke, R., Zurstraßen, N. and Leupers, R.: Entropy-Based Analysis of Benchmarks for Instruction Set Simulators, in RAPIDO2023: Proceedings of the DroneSE and RAPIDO: System Engineering for constrained embedded systems (New York, NY, USA), pp. 54-59, Association for Computing Machinery, Jan. 2023, ISBN: 979-8-40070-045-3, 10.1145/3579170.3579267
Bosbach, N., Jünger, L., Joseph, J. M. and Leupers, R.: NISTT: A Non-Intrusive SystemC-TLM 2.0 Tracing Tool, in 2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC) , IEEE, 2022, ISBN: 978-1-66549-006-1, ISSN: 2324-8440, 10.1109/VLSI-SoC54400.2022.9939578 ©2022 IEEE
Zurstraßen, N., Jünger, L., Kogel, T., Keding, H. and Leupers, R.: AMAIX In-Depth: A Generic Analytical Model for Deep Learning Accelerators, in International Journal of Parallel Programming, 2022, 10.1007/s10766-022-00728-3
Jünger, L., Bianco, C., Niederholtmeyer, K., Petras, D. and Leupers, R.: Optimizing Temporal Decoupling using Event Relevance, in Proceedings of the Asia South Pacific Design Automation Conference (ASP-DAC), 2021, 10.1145/3394885.3431419
Jünger, L., Bölke, J., Tobies, S., Hoffmann, A. and Leupers, R.: ARM-on-ARM: Leveraging Virtualization Extensions for Fast Virtual Platforms, in Proceedings of the Conference on Design, Automation & Test in Europe (DATE), pp. 1508-1513, 2020, 10.23919/DATE48585.2020.9116573 ©2020 IEEE
Jünger, L., Zurstraßen, N., Kogel, T., Keding, H. and Leupers, R.: AMAIX: A Generic Analytical Model for Deep Learning Accelerators, in SAMOS International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, pp. 36-51, Springer, 2020, 10.1007/978-3-030-60939-9_3
Jünger, L., Weinstock, J. H., Leupers, R. and Ascheid, G.: Fast SystemC Processor Models with Unicorn, in Proceedings of the 2019 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, Jan. 2019, 10.1145/3300189.3300191

Jan Moritz Joseph

Zekai Liang