Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Work-in-Progress: A Generic Non-Intrusive Parallelization Approach for SystemC TLM-2.0-based Virtual Platforms

Authors:: Bosbach, N. , Pelke, R. , Zurstraßen, N. , Jünger, L. , Weinstock, J. H. , Leupers, R.
Book Title:: International Conference on Hardware/Software Codesign and System Synthesis
Date:: Sep. 2023
DOI:: 10.1145/3607888.3608596
hsb:: RWTH-2024-01753
Language:: English
Abstract:: The ever-growing complexity of Systems-on-a-Chip (SoCs) requires continuous improvements of development tools such as Virtual Platforms (VPs). VPs are Software (SW)-based functional simulators of SoCs that allow SW development in an early design stage. Any improvement of VP’s performance reduces the needed simulation time and thereby accelerates the development process. In this work, we present a novel approach that can be used to parallelize the CPU model of a SystemC-TLM-2.0-based VP. We present our first results showing that the technique can achieve speedups of up to 7.5x for an octa-core ARM VP.
Download:: BibTeX