Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

VLSI Design of a Parallel MCMC-based MIMO Detector with Multiplier-Free Gibbs Samplers

Authors:: Auras, D. , Deidersen, U. , Leupers, R. , Ascheid, G.
Book Title:: Proceedings of the 2014 IFIP/IEEE 22nd International Conference on Very Large Scale Integration (VLSI-SoC)
Publisher:: IEEE
Pages:: p.p. 1-6
Date:: Oct. 2014
DOI:: 10.1109/VLSI-SoC.2014.7004160
Language:: English
Abstract:: Little consideration has so far been dedicated to the investigation of the implementation complexity of stochastic detectors for multi-antenna (MIMO) systems although they promise communications performance close to max-log detection for certain SNR regimes. In this work, we propose a complete redesign of the only reported parallel VLSI architecture for soft-input soft-output Markov chain Monte Carlo based MIMO detection to date. Using multiplier-free Gibbs Sampler implementations, dynamic scaling of the noise density and multiple further architectural optimizations, we significantly reduce the area and improve the timing, yielding AT-efficiency improvements of as much as 3.6 times.
Download:: BibTeX
Copyright © by IEEE AurasVLSISoC14.pdf: © 2024 IEEE.Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.