Institute for Communication Technologies and Embedded Systems

logo: Institute for Communication Technologies and Embedded Systems

Application-Specific Architecture Exploration Based on Processor-Agnostic Performance Estimation

Authors:
Eusse, J. F. ,  Murillo, L. G. ,  McGirr, C. ,  Leupers, R. ,  Ascheid, G.
Book Title:
Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems (SCOPES15)
Address:
St. Goar, Germany
Date:
Jun. 2015
Language:
English
Abstract:
Early design decisions such as architectural class and instruction set selection largely determine the performance and energy consumption of application specific processors (ASIPs). However, making decisions that effectively reflect in high performance require that a careful analysis of the target application is done by an experienced designer. Such process is extremely time consuming, and a confirmation that the processor meets the application requirements can only be extracted after costly architectural implementation, synthesis and simulation. To shorten design times, this work couples High-Level Synthesis (HLS) with pre-architectural performance estimation. We do so with the aim of providing designers with an initial architectural seed together with quantitative feedback about its performance. This enables to perform a light-weight refinement process based on the obtained feedback, such that time-consuming microarchitectural implementation is done only once at the end of the refinement steps. We employed our flow to generate four potential ASIPs for a 1024-point FFT. Estimates validation and gain evaluation is performed on actual ASIP implementations, which achieve performance gains of up to 8.42x and energy gains up to 1.32x over an existing VLIW processor.
Download:
BibTeX