Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Scalable and Energy-Efficient Reconfigurable Accelerator for Column-Wise Givens Rotation

Authors:: Rákossy, Z. E. , Merchant, F. , Acosta Aponte, A. , Nandy, S. K. , Chattopadhyay, A.
Book Title:: 22nd IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)
Publisher:: IEEE
Address:: Playa-del-Carmen, Mexico
Date:: Oct. 2014
DOI:: 10.1109/VLSI-SoC.2014.7004166
Language:: English
Abstract:: A new layered reconfigurable architecture is pro-
posed which exploits modularity, scalability and flexibility to
achieve high energy efficiency and memory bandwidth. Using two
flavors of Column-wise Givens rotation, derived from traditional
Fast Givens and Square root and Division Free Givens Rotation
algorithms the architecture is thoroughly evaluated for scalability,
speed, area and energy. Combining an efficient mapping strategy
of the highly parallel algorithms capable of annihilation of
multiple elements of a column of the input matrix and using the
new features of the architecture, 9 architectural variants were
explored achieving a clean trade-off of energy versus area, while
keeping execution speed comparable.
Download:: BibTeX
Copyright © by IEEE rakossy_vlsisoc2014.pdf: © 2024 IEEE.Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.