Institute for Communication Technologies and Embedded Systems

logo: Institute for Communication Technologies and Embedded Systems

Hybrid Simulation for Extensible Processor Cores

Authors:
Jovic, J. ,  Yakoushkin, S. ,  Murillo, L. G. ,  Eusse, J. F. ,  Leupers, R. ,  Ascheid, G.
Book Title:
Proceedings of the Conference on Design, Automation & Test in Europe (DATE)
Date:
Mar. 2012
ISBN:
978-1-45772-145-8
ISSN:
1530-1591
DOI:
10.1109/DATE.2012.6176480
Language:
English
Abstract:
Due to their good flexibility-performance trade-off, Application Specific Instruction-set Processors (ASIPs) have been identified as a valuable component in modern embedded systems, especially the extensible ones, achieving good cost-efficiency trade-offs. Since the generation of the described hardware is usually automated to a high extent, in order to deliver an ASIP-based design in due time, developers are limited by the performance of the underlying simulation techniques for software development. On the other hand, the Hybrid Processor simulation technology (HySim), which enables dynamic run-time switching between native and instruction-accurate simulation, has reported high speed-up values for some fixed architectures. This paper presents enhanced HySim technology for extensible cores, based on a layered simulation infrastructure. This technology has shown a speed-up on a per-function basis of two orders of magnitude for a realistic MIMO OFDM benchmark on a multi-core platform with customized Xtensa cores by Tensilica.
Download:
BibTeX