Publication

Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Power Modeling and Estimation during ADL-driven Embedded Processor Design

Authors:
Wang, Z. ,  Wang, L. ,  Xie, H. ,  Chattopadhyay, A.
Book Title:
4th International Conference on Energy Aware Computing Systems & Applications (ICEAC)
Address:
Istanbul, Turkey
Date:
2013
ISBN:
978-1-47992-543-8
Language:
English

Abstract

Rising concern for thermal stress and tight energy constraints have forced designers to consider power as a design criterion from early design phase. Despite many advances in high-level power estimation techniques, there is a lack of generic power estimation capabilities in prominent high-level design flows. In this paper we propose power modeling and estimation techniques during Architecture Description Language (ADL)-based high-level embedded processor design. The first technique is based on accurate switching activity extraction from cycle-accurate instruction-set simulation. The second technique is developed through unit-level power modeling for ADL architecture construct. Multivariate linear regression is used to characterize the unit power model. Experiments are performed on a RISC processor using state-of-the-art high-level processor design flow to demonstrate the accuracy and efficiency of the proposed techniques.

Download

BibTeX