Publication

Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

System-Level Optimization of Network-on-Chips for Heterogeneous 3D System-on-Chips

Authors:
Joseph, J. M. ,  Ermel, D. ,  Bamberg, L. ,  Oritz, A. ,  Pionteck, T.
Book Title:
2019 IEEE 37th International Conference on Computer Design (ICCD)
Pages:
p.p. 409-412
Date:
2019
DOI:
10.1109/ICCD46524.2019.00064
Language:
English

Abstract

For a system-level design of Networks-on-Chip for 3D heterogeneous System-on-Chip (SoC), the locations of components, routers and vertical links are determined from an application model and technology parameters. In conventional methods, the two inputs are accounted for separately; here, we define an integrated problem that considers both application model and technology parameters. We show that this problem does not allow for exact solution in reasonable time, as common for many design problems. Therefore, we contribute a heuristic by proposing design steps, which are based on separation of intralayer and interlayer communication. The advantage is that this new problem can be solved with well-known methods. We use 3D Vision SoC case studies to quantify the advantages and the practical usability of the proposed optimization approach. We achieve up to 18.8% reduced white space and up to 12.4% better network performance in comparison to conventional approaches.

Download

BibTeX