Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Hardware-Accelerated Index Construction for Semantic Web

Authors:: Blochwitz, C. , Wolff, J. , Berekovic, M. , Heinrich, D. , Groppe, S. , Joseph, J. M. , Pionteck, T.
Book Title:: International Conference on Field-Programmable Technology (FPT)
Pages:: p.p. 278-281
Date:: 2018
DOI:: 10.1109/FPT.2018.00053
Language:: English
Abstract:: In this paper, an optimized data structure for managing triples used in a Semantic Web Database and a hardwareengine for index construction are presented. We propose anFPGA-centric design, which we call Hardware-Triplestore. Aspart of the design, a scalable and parallel architecture forTriplestore construction is introduced. We propose a hybrid datastructure consisting of three layers, one for every element ofthe semantic triple. The data structure is optimized for ourhardware-centric design and is stored on an external DDR4-Memory. The Hardware-Triplestore is evaluated separately fromthe rest of the database system and achieves an insertion rateof 1.24 million triples per second, which is 17 times faster thanone of the fastest software Triplestore-RDF-3X-.
Download:: BibTeX