Designing High-Throughput Hardware Accelerator for Stream Cipher HC-128

Anupam Chattopadhyay, Ayesha Khalid, Subhamoy Maitra, and Shashwat Raizada
Book Title:
International Symposium on Circuits and Systems (ISCAS 2012), May 20 -23, Seoul, Korea
©2012  IEEE


Due to ubiquitous deployment of embedded systems, security and privacy are emerging as major design concerns. For that purpose, new stream ciphers are being proposed by the cryptographic researchers. HC-128 is one of the recent stream ciphers that received attention after its selection as an eStream candidate. Till date, the cipher is believed to have a good security margin. In this paper we study several implementation issues for HC-128 in a disciplined manner. We first discuss the experience on embedded and customizable processors. Then we consider the ASIC implementation for co-processor design. Further we explore several parallelization strategies for faster execution of the cipher. To the best of our knowledge such a detailed implementation exercise has not been presented in the literature. Our novel implementation strategies mark the fastest HC-128 execution reported till date.


No download found.


author = {Anupam Chattopadhyay, Ayesha Khalid, Subhamoy Maitra, and Shashwat Raizada },
booktitle = {International Symposium on Circuits and Systems (ISCAS 2012), May 20 -23, Seoul, Korea},
title = {Designing High-Throughput Hardware Accelerator for Stream Cipher HC-128},
year = {2012},
pages = {1448 - 1451 },
doi = {10.1109/ISCAS.2012.6271518 },

News >> News >> News

Job offer: ICE invites applications for a Postdoc position

Area: Application Specific Computing Systems and Hardware Architectures

ICE excursion to the University of Rostock

During May 17/18, the ICE team visited the University of Rostock and met the local research teams

2nd Huawei-RWTH Workshop on Future Wireless Technologies

During April 6 and 7, Huawei and ICE co-organized the 2nd issue of a joint workshop series on

User login


Forgot your password?