Institute for Communication Technologies and Embedded Systems

A Parallel MCMC-Based MIMO Detector: VLSI Design and Algorithm

Authors:
Auras, D. ,  Deidersen, U. ,  Leupers, R.Ascheid, G.
Editors:
Claesen, L. ,  Sanz-Pascual, M.-T. ,  Reis, R. ,  Sarmiento-Reyes, A.
Booktitle:
VLSI-SoC: Internet of Things Foundations
Volume:
464
Publisher:
Springer International Publishing
Date:
2015
Note:

dx.doi.org/10.1007/978-3-319-25279-7_9

Language:
English
Abstract:
Stochastic detection for multi-antenna (MIMO) systems promises communications performance close to max-log detection for certain SNR regimes, especially when the system iterates between detector and channel decoder following the Turbo Principle. In this work, we propose a parallel VLSI architecture for soft-input soft-output Markov chain Monte Carlo based stochastic MIMO detection. It features run-time adaptability to varying channel conditions, effectively allowing us to adjust the invested effort. Besides the details of our area-throughput efficient design, like the low-level algorithm and micro-architecture design, we also provide an extensive data set from our experiments regarding the detector’s communications performance and relate it to our VLSI implementation results. The provided data analysis highlights the architecture’s run-time adaptability and demonstrates how we can trade off throughput for improved communications performance.
Download:
BibTeX