Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

System-level Reliability Exploration Framework for Heterogeneous MPSoC

Authors:: Wang, Z. , Chen, C. , Sharma, P. , Chattopadhyay, A.
Book Title:: ACM Great Lakes Symposium on VLSI (GLSVLSI)
Publisher:: ACM
Series:: GLSVLSI '14
Pages:: p.p. 9--14
Address:: Houston, USA
Date:: May. 2014
ISBN:: 978-1-45032-816-6
DOI:: 10.1145/2591513.2591519
Language:: English
Abstract:: Power density of digital circuits increased at alarming rate for deep sub-micron CMOS technology, turning reliability into a serious design concern. On the other hand, ever-growing task complexity with strict performance budget forced designers to adopt complex, heterogeneous MPSoCs as the implementation choice. Several commercial system-level design platforms exist currently for design, exploration and implementation of MPSoC. In this paper, we propose a system-level reliability exploration framework by extending a commercial system-level design flow. Using this framework, a heterogeneous MPSoC is designed which can accept a custom mapping algorithm based on the MPSoC topology before the actual task deployment. The dynamic reliability-aware task management is able to consider the desired reliability constraints of tasks as well as reliability levels of the system components. We report our experimental findings using state-of-the-art benchmark applications.
Download:: BibTeX