Institute for Communication Technologies and Embedded Systems

A Parallel VLSI Architecture for Markov Chain Monte Carlo based MIMO Detection

Authors:
Deidersen, U. ,  Auras, D.Ascheid, G.
Book Title:
Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
Publisher:
ACM
Series:
GLSVLSI'13
Pages:
p.p. 167--172
Address:
New York, NY, USA
Date:
May. 2013
ISBN:
978-1-45032-032-0
DOI:
10.1145/2483028.2483084
Language:
English
Abstract:
Multiple-input multiple-output (MIMO) wireless transmission together with iterative decoding at the receiver is a key technique to achieve high spectral efficiency. However, particularly the required soft-input soft-output (SISO) MIMO detector entails a very high complexity, which motivates the investigation of suboptimal detectors with reduced complexity. In this paper, we present-to the best of our knowledge-the first implementation of a parallel VLSI architecture for a SISO detector based on Markov chain Monte Carlo (MCMC) methods. The proposed architecture is scalable and allows to exploit the parallelism inherent in the considered MCMC algorithm. We investigate the implementation costs and show that this architecture covers a wide range of trade-offs between throughput and silicon area.
Download:
BibTeX