Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Parallel SystemC Simulation for ESL Design

Authors:: Weinstock, J. H. , Murillo, L. G. , Leupers, R. , Ascheid, G.
Journal:: (ACM TECS)
Volume:: 16
Publisher:: ACM
Page(s):: 27:1--27:25
number:: 1
Date:: Oct. 2016
ISSN:: 1539-9087
DOI:: 10.1145/2987374
Language:: English
Abstract:: Virtual platforms have become essential tools for the design of embedded systems. Developers rely on them for design space exploration and software debugging. However, with rising HW/SW complexity and the need to simulate more and more processors simultaneously, the performance of virtual platforms degrades rapidly. Parallel simulation techniques can help to counter this by leveraging multicore PCs, which are widely available today. This work presents a novel parallel simulation approach that is targeted toward acceleration of virtual platforms from the ESL domain. By trading some timing accuracy, multiprocessor virtual platforms can be accelerated by up to 3.4× on regular quad-core workstations.
Download:: BibTeX