Publication

Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Accelerating MPSoC Simulation Using Parallel SystemC and Processor Sleep Models

Authors:
Weinstock, J. H.Leupers, R.Ascheid, G.
Book Title:
Proceedings of the 2017 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools
Address:
Stockholm, Sweden
Date:
Jan. 2017
ISBN:
978-1-45034-840-9
DOI:
10.1145/3023973.3023975
Language:
English

Abstract

High simulation speed is always a concern for developers of virtual platforms, especially given the ever increasing number of processors in modern designs. On the one hand, parallel simulation has appeared as a promising candidate, but has yet to be fully studied in realistic virtual platforms such as those deployed by the industry today. On the other hand, omission of unneeded simulation details, such as skipping simulation of processors in idle or low-power states, also improves performance.
This work studies both approaches combined in a realistic virtual platform, achieving average performance gains of 3.2x over sequential simulation.

Download

BibTeX