Institute for Communication Technologies and Embedded Systems

Time-Decoupled Parallel SystemC Simulation

Authors:
Weinstock, J. H. ,  Schumacher, C. ,  Leupers, R.Ascheid, G. ,  Tosoratto, L.
Book Title:
Proceedings of the Conference on Design, Automation & Test in Europe (DATE)
Publisher:
European Design and Automation Association
Date:
2014
DOI:
10.7873/DATE.2014.204
Language:
English
Abstract:
With increasing system size and complexity, designers of embedded systems face the challenge of efficiently simulating these systems in order to enable target specific software development and design space exploration as early as possible. Today’s multicore workstations offer enormous computational power, but traditional simulation engines like the OSCI SystemC kernel only operate on a single thread, thereby leaving a lot of computational potential unused.
Most modern embedded system designs include multiple processors. This work proposes SCope, a SystemC kernel that aims at exploiting the inherent parallelism of such systems by simulating the processors on different threads. A lookahead mechanism is employed to reduce the required synchronization between the simulation threads, thereby further increasing simulation speed.
The virtual prototype of the European FP7 project EURETILE system simulator is used as demonstrator for the proposed work, showing a speedup of 4.01x on a four core host system compared to sequential simulation.
Download:
BibTeX