Publication: DVFS-Enabled Power-Performance Trade-Off in MPSoC SW Application Mapping 

Authors:
Führ (Onnebrink), G. ,  Walbroel, F. ,  Klimt, J. ,  Leupers, R.Ascheid, G. ,  Murillo, L. G. ,  Schürmans, S. ,  Chen, X. ,  Harn, Y.
Book Title:
International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)
Date:
Jul. 2017
DOI:
10.1109/SAMOS.2017.8344628
hsb:
RWTH-2018-230520
Language:
English

Abstract

Heterogeneous MPSoCs are seen as the solution to tackle performance and power demands in the embedded domain. Their HW and SW complexity necessitates an automatic approach to find the most efficient task-to-processor mapping of parallel applications. Tight power budgets require efficient task mapping, and optimally setting the voltage and frequency of each processor. This paper proposes a novel heuristic that minimises the average power consumption, while meeting performance constraints. Integrated into an industrial SW mapping framework, the applicability is validated using three different case studies and representative benchmarks. Moreover, the power-performance trade-off is discussed. A comparison with the optimal solution complements the evaluation, revealing a loss of 19% by the heuristic, but 700x faster execution.

Download

BibTeX