Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

DVFS-Enabled Power-Performance Trade-Off in MPSoC SW Application Mapping

Führ (Onnebrink), G. ,  Walbroel, F. ,  Klimt, J. ,  Leupers, R.Ascheid, G. ,  Murillo, L. G. ,  Schürmans, S. ,  Chen, X. ,  Harn, Y.
Book Title:
International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)
Jul. 2017


Heterogeneous MPSoCs are seen as the solution to tackle performance and power demands in the embedded domain. Their HW and SW complexity necessitates an automatic approach to find the most efficient task-to-processor mapping of parallel applications. Tight power budgets require efficient task mapping, and optimally setting the voltage and frequency of each processor. This paper proposes a novel heuristic that minimises the average power consumption, while meeting performance constraints. Integrated into an industrial SW mapping framework, the applicability is validated using three different case studies and representative benchmarks. Moreover, the power-performance trade-off is discussed. A comparison with the optimal solution complements the evaluation, revealing a loss of 19% by the heuristic, but 700x faster execution.