Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Coding-aware Link Energy Estimation for 2D and 3D Networks-on-Chip with Virtual Channels

Authors:: Bamberg, L. , Joseph, J. M. , Schmidt, R. , Pionteck, T. , García-Ortiz, A.
Book Title:: 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)
Pages:: p.p. 222-228
Date:: 2018
DOI:: 10.1109/PATMOS.2018.8464171
Language:: English
Abstract:: Network-on-chip (NoC) is the most promising design paradigm for the interconnect architecture of a multiprocessor system-on-chip (MPSoC). On the downside, a NoC has a significant impact on the overall energy consumption of the system. This work presents the first technique to precisely estimate the data dependent link energy consumption in NoCs with virtual channels. Our model works at a high level of abstraction, making it feasible to estimate the energy requirements at an early design stage. Additionally, it enables the fast evaluation and early exploration of low-power coding techniques. The presented model is applicable for 2D as well as 3D NoCs. A case study for an image processing application shows that the current link model leads to an underestimate of the link energy consumption by up to a factor of four. In contrast, the technique presented in this paper estimates the energy quantities precisely (error below 1%).
Download:: BibTeX