Publication

Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

A New Space Digital Signal Processor Design

Authors:
Donati, M. ,  Saponara, S. ,  Fanucci, L. ,  Errico, W. ,  Colonna, A. ,  Tuccioc,, G. ,  Odendahl, M. ,  Leupers, R. ,  Spada, A. ,  Pii, V. ,  Cordiviola, E. ,  Nuzzolo, F. ,  Reiter, F.
Journal:
Lecture Notes on Electronic Engineering
Publisher:
Springer
Date:
Feb. 2014
Language:
English

Abstract

The increasing demand of on-board real-time processing represents one of the critical issues in forthcoming scientific and commercial European space missions. Faster and faster signal and image processing algorithms are required to accomplish planetary observation, surveillance, Synthetic Aperture Radar imaging and telecommunications, especially due to the importance of elaborate the sensing data before sending them to the Earth, in order to exploit effectively the bandwidth to the ground station. The only available space-qualified Digital Signal Processor (DSP) free of International Traffic in Arms Regulations restrictions (ATMEL TSC21020) faces a poor performance of 60 MFLOPs peak, and it is becoming in-adequate to fulfill the computation demand of the space missions. For this reason, the development of a new generation of space-qualified DSP is well known in the European space community. The space-qualified DSP architecture proposed in this work fills the gap between the computational requirements and the available devices. Additionally, it has been implemented using technologies available in Eu-rope without any restriction. The DSP processor leverages a pipelined and mas-sively parallel core based on the Very Long Instruction Word paradigm, with 64 registers and 8 operational units. The rest of the System-on-Chip architecture con-sists in the instruction and the data cache memories, the memory controllers and two SpaceWire interfaces. The processor, implemented in CMOS 65nm technolo-gy, reaches an operational frequency of 120 MHz and area occupation of around 350 Kgates. The correlated Software Development Environment (SDE), with compiler, assembler, linker, debugger and instruction-level simulator, allows for an easy programming of the device in C language.

Download

BibTeX