Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System View

Authors:: Zhang, D. , Zhang, H. , Castrillon, J. , Kempf, T. , Ascheid, G. , Leupers, R.
Book Title:: Proceedings of the International Symposium on System-on-Chip (SoC)
Pages:: p.p. 163-168
Address:: Tampere, Finland
Date:: Sep. 2010
ISBN:: 978-1-42448-279-5
Language:: English
Abstract:: With increasing complexity of MPSoCs, efficient runtime management of system resources becomes of vital importance for improving the system performance and energy efficiency. OSIP - an operating system application-specific instruction-set processor - provides a promising solution to this. It delivers high computational performance to deal with dynamic task scheduling and mapping, while still being programmable. However, the distributed computation among the different processing elements introduces complexity to the communication architecture, which tends to become the bottleneck of such systems. In this work, we show a detailed analysis and optimization for the communication architecture of OSIP-based MPSoCs. In particular, the joint effects of OSIP and the communication architecture are investigated from the system point of view.
Download:: BibTeX