Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Mixer-based parallel frequency generation in 65 nm CMOS for FBMC transmitters

Authors:: Moussavi, E. , Hanay, O. , Negra, R.
Book Title:: 2018 11th German Microwave Conference (GeMiC)
Pages:: p.p. 251-254
Date:: 2018
DOI:: 10.23919/GEMIC.2018.8335077
hsb:: RWTH-2018-224182
Language:: English
Abstract:: This paper presents an equidistant frequency synthesizer approach for filter-bank multicarrier (FBMC) transmitters with a targeted bandwidth of 2 GHz. The realisation of such high bandwidths is a bottleneck concerning extreme high sampling speed. However, the sampling rate can be reduced through the parallelisation in the FBMC transmitter. Nevertheless, the FBMC transmitter requires multiple subchannels with a constant frequency offset. The main approach of the mixer-based topology is to generate the equidistantly spaced frequency sources. The circuit implementation utilizes a mixer-based technique which is feasible for generating 16 equidistantly spaced intermediate frequency (IF) signals in the range of 4 to 6 GHz with a constant frequency offset of 125 MHz. Thereby, a single reference signal at 5 GHz is used. The technique enables a minimum SFDR of around 45 dB and a great reduction of power consumption. The results are proven by schematic and parasitic extracted post layout simulations using a TSMC 65 nm CMOS technology.
Download:: BibTeX