Sie verwenden einen Browser, in dem JavaScript deaktiviert ist. Dadurch wird verhindert, dass Sie die volle Funktionalität dieser Webseite nutzen können. Zur Navigation müssen Sie daher die Sitemap nutzen.

You are currently using a browser with deactivated JavaScript. There you can't use all the features of this website. In order to navigate the site, please use the Sitemap .

Optimizing temperature distribution in modern processors through efficient floorplanning

Authors:: Zajac, P. , Galicia, M. , Maj, C. , Napierlski, A.
Booktitle:: 20th International Workshop on Thermal Investigations of ICs and Systems
Page(s):: 1-6
Date:: 2014
DOI:: 10.1109/THERMINIC.2014.6972487
Language:: English
Abstract:: In modern integrated circuits, reducing the hotspot temperature even by several degrees may lead to significant advantages. In particular, in high performance processors, lower temperature means lower cooling costs, the possibility of increasing the operating frequency and extending the devices lifetime. Therefore, in this paper we investigate how the positioning of particular processor units in the floorplan (i.e. floorplanning) affects the maximal temperature in the chip. We take into consideration 8- and 6-core processors and simulate the temperature distribution for various floorplan designs. It is shown that the difference in maximal temperature for various floorplans can reach even 7.2K for a typical case. It is also argued that the 6-core design may be a better option for future processors fabricated in 14 nm technology.
Download:: BibTeX