Publications
Latest Publications
Führ (Onnebrink), G., Hallawa, A., Leupers, R., Ascheid, G. and Eusse, J. F.:
Multi-objective optimisation of software application mappings on heterogeneous MPSoCs: TONPET versus R2-EMOA,
in (Integration),
Vol. 69,
Elsevier,
pp.
50-61,
Nov. 2019, 10.1016/j.vlsi.2019.09.005
Führ (Onnebrink), G., Hamurcu, S., Pala, D., Grass, T., Leupers, R., Ascheid, G. and Eusse, J. F.:
Automatic Energy-Minimised HW/SW Partitioning for FPGA-Accelerated MPSoCs,
in (IEEE ESL),
Vol. 11,
No. 3,
pp.
93-96,
Sep. 2019, 10.1109/LES.2019.2901224 ©2019 IEEE
Dartmann, G. (Ed.), Song, H. (Ed.) and Schmeink, A. (Ed.):
Big Data Analytics for Cyber-Physical Systems,
Elsevier,
Jul. 2019, accepted for publication, ISBN: 978-0-12816-637-6
Šišejković, D., Merchant, F., Leupers, R., Ascheid, G. and Kegreiss, S.:
Inter-Lock: Logic Encryption for Processor Cores Beyond Module Boundaries,
in 24th IEEE European Test Symposium (ETS'19),
May. 2019, accepted for publication ©2019 IEEE
Šišejković, D., Merchant, F., Leupers, R., Ascheid, G. and Kegreiss, S.:
Control-Lock: Securing Processor Cores Against Software-Controlled Hardware Trojans,
in Great Lakes Symposium on VLSI (GLSVLSI'19),
May. 2019, 10.1145/3299874.3317983 ©2019 IEEE
Bytyn, A., Leupers, R. and Ascheid, G.:
An Application-Specific VLIW Processor with Vector Instruction Set for CNN Acceleration,
in
2019 IEEE International Symposium on Circuits and Systems (ISCAS)
,
IEEE,
May. 2019, ISBN: 978-1-72810-397-6, 10.1109/ISCAS.2019.8702357
Šišejković, D., Merchant, F., Leupers, R., Ascheid, G. and Kiefer, V.:
A Critical Evaluation of the Paradigm Shift in the Design of Logic Encryption Algorithms,
in 2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT),
Apr. 2019
Birke, S., Auras, D., Piwczyk, T., Mahlke, R., Alberti, N., Leupers, R. and Ascheid, G.:
VLSI Architectures for ORVD Trellis based MIMO Detection,
in
2019 International Conference on Computing, Networking and Communications (ICNC)
,
Feb. 2019, 10.1109/ICCNC.2019.8685585 ©2019 IEEE
Schürmans, S. and Leupers, R.:
Power Estimation on Electronic System Level using Linear Power Models,
Springer International Publishing,
1 ed.,
Feb. 2019, ISBN: 978-3-03001-875-7, 10.1007/978-3-030-01875-7
Merchant, F., Vatwani, T., Chattopadhyay, A., Raha, S., Nandy, S. K., Narayan, R. and Leupers, R.:
Applying Modified Householder Transform to Kalman Filter,
in
Proceedings of the International Conference on VLSI Design (VLSID),
Jan. 2019, accepted for publication
Merchant, F., Vatwani, T., Chattopadhyay, A., Raha, S., Nandy, S. K., Narayan, R. and Leupers, R.:
A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-design,
in
Proceedings of the International Conference on VLSI Design (VLSID),
Jan. 2019, accepted for publication
Copic, M., Leupers, R. and Ascheid, G.:
Efficient Sporadic Task Handling in Parallel AUTOSAR Applications Using Runnable Migration,
in
24th Asia and South Pacific Design Automation Conference (ASP-DAC 2019),
Jan. 2019, accepted for publication
Führ (Onnebrink), G., Hallawa, A., Leupers, R., Ascheid, G. and Shaheen, A.:
A Heuristic for Multi Objective Software Application Mappings on Heterogeneous MPSoCs,
in
Proceedings of the Asia South Pacific Design Automation Conference (ASP-DAC),
Jan. 2019, 10.1145/3287624.3287651
Jünger, L., Weinstock, J. H., Leupers, R. and Ascheid, G.:
Fast SystemC Processor Models with Unicorn,
in Proceedings of the 2019 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools,
Jan. 2019, 10.1145/3300189.3300191
Buecs, R., Pramod, L., Weinstock, J. H., Walbroel, F., Leupers, R. and Ascheid, G.:
A Multi-Domain Co-Simulation Ecosystem for Fully Virtual Rapid ADAS Prototyping,
in Smart Cities, Green Technologies, and Intelligent Transport Systems: 4th International Conference, SMARTGREENS 2015, and 1st International Conference VEHITS 2018, Revised Selected Papers,
2019, accepted for publication
