Publications

Filter by:

from to

 

Latest Publications

Führ (Onnebrink), G., Hallawa, A., Leupers, R., Ascheid, G. and Eusse, J. F.: 3D Optimisation of Software Application Mappings on Heterogeneous MPSoCs, in ARCS - International Conference on Architecture of Computing Systems, Mar. 2020, accepted for publication


Schlupkothen, S., Heidenblut, T. and Ascheid, G.: Random field-aided tracking of autonomous kinetically passive wireless agents, in {EURASIP} Journal on Advances in Signal Processing, Vol. 2020, No. 1, Springer Science and Business Media {LLC}, Feb. 2020, 10.1186/s13634-019-0657-x


Copic, M., Leupers, R. and Ascheid, G.: Reducing Idle Time in Event-Triggered Software Execution via Runnable Migration and DPM-Aware Scheduling, in Integration, the VLSI Journal, Vol. 70, Elsevier, pp. 10-20, Jan. 2020, 10.1016/j.vlsi.2019.09.004


Führ (Onnebrink), G., Aramburú, J., Leupers, R. and Eusse, J. F.: Memory Power-Performance Trade-Off based on SW Task Mapping and Graph Transformation, in The Thirteenth International Workshop on Programmability and Architectures for Heterogeneous Multicores , Jan. 2020


Jünger, L., Bölke, J., Tobies, S., Hoffmann, A. and Leupers, R.: ARM-on-ARM: Leveraging Virtualization Extensions for Fast Virtual Platforms, in Proceedings of the Conference on Design, Automation & Test in Europe (DATE), 2020, accepted for publication ©2020 IEEE


Guntoro, A., De La Parra, C., Merchant, F., De Dinechin, F., Gustafson, J. L., Langhammer, M., Leupers, R. and Sangeeth, N.: Next Generation Arithmetic for Edge Computing, in Proceedings of the Conference on Design, Automation & Test in Europe (DATE), 2020, accepted for publication


Šišejković, D., Merchant, F., Reimann, L. M., Leupers, R. and Kegreiß, S.: Scaling Logic Locking Schemes to Multi-Module Hardware Designs, in Architecture of Computing Systems -- ARCS 2020, Springer International Publishing, 2020, accepted for publication ©2020 IEEE


Führ (Onnebrink), G., Hallawa, A., Leupers, R., Ascheid, G. and Eusse, J. F.: Multi-objective optimisation of software application mappings on heterogeneous MPSoCs: TONPET versus R2-EMOA, in (Integration), Vol. 69, Elsevier, pp. 50-61, Nov. 2019, 10.1016/j.vlsi.2019.09.005


Strobel, M., Führ (Onnebrink), G., Radetzki, M. and Leupers, R.: Combined MPSoC Task Mapping and Memory Optimization for Low-Power, in IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)(Bangkok, Thailand), pp. 121-124, Nov. 2019, 10.1109/APCCAS47518.2019.8953133 ©2019 IEEE


Sheng, W.: A Compiler Infrastructure for Embedded Multicore SoCs, Ph. D. Dissertation RWTH Aachen Univeristy, Nov. 2019


Schlupkothen, S. and Ascheid, G.: Multiple particle filtering for tracking wireless agents via Monte Carlo likelihood approximation, in {EURASIP} Journal on Advances in Signal Processing, Vol. 2019, No. 1, Springer Science and Business Media {LLC}, Nov. 2019, 10.1186/s13634-019-0643-3


Machhamer, R., Dziubany, M., Czenkusch, L., Laux, H., Schmeink, A., Gollmer, K.-U., Naumann, S. and Dartmann, G.: Online Offline Learning for Sound-based Indoor Localization Using Low-cost Hardware, in IEEE Access, Vol. 7, pp. 155088-155106, Oct. 2019, ISSN: 2169-3536, 10.1109/ACCESS.2019.2947581 ©2019 IEEE


Peine, A., Hallawa, A., Schöffski, O., Dartmann, G., Begic Fazlic, L., Schmeink, A., Marx, G. and Martin, L.: A Deep Learning Approach for Managing Medical Consumable Materials in Intensive Care Units via Convolutional Neural Networks: Technical Proof-of-Concept Study, in JMIR Med Inform, Vol. 7, No. 4, p. e14806, Oct. 2019, ISSN: 2291-9694, 10.2196/14806


Ayad, A., Zamani, A., Schmeink, A. and Dartmann, G.: Design and Implementation of a Hybrid Anomaly Detection System for IoT, in Sixth International Conference on Internet of Things: Systems, Management and Security (IOTSMS), pp. 1-6, IEEE, Oct. 2019, 10.1109/IOTSMS48152.2019.8939206 ©2019 IEEE


Eusse, J. F.: ASIP Algorithmic/Architectural Co-Exploration based on High Level Performance Estimation, Ph. D. Dissertation RWTH Aachen Univeristy, Oct. 2019