News
Page 5 of 7.
Intel Award: Jeronimo Castrillon
Jeronimo Castrillon, the chief engineer of the SSS chair, was awarded an Intel fellowship on the past 23rd of October in Barcelona.
This prestigious award is given to exceptional PhD candidates pursuing leading-edge innovation in fields related to Intel's business and research interests.
Jeronimo was selected for his work on analysis, mapping and scheduling multiple applications for...
ICE at the 49th Design Automation Conference
With two research papers, ICE will be well represented at this year's Design Automation Conference (DAC'12), to take place in July 3-7 in San Francisco, USA.
The first paper, entitled "Synchronization for Hybrid MPSoC Full-System Simulation", will be presented by Luis Gabriel Murillo. He will talk about several new features and research breakthroughs in the context of the HySim...
From May until late July, five new interns, Mr. Chander Chandak, Mr. Tejas Naphade, Mr. Rajat Sen, Mr. Deblin Bagchi and Mr. Kapil Singh, are visiting the MPSoC Architectures research group of ICE. The interns are from IIT Kanpur, IIT Kharagpur, IIT Bombay and Jadavpur University, with which ICE has had several academic exchanges in the past.
Mr. Chander Chandak is a junior...
Dr. Goutam Paul visiting ICE on DAAD and Humboldt Fellowship
Dr. Goutam Paul from Jadavpur University, India will visit ICE as a DAAD and Humboldt fellow from June 2012 till July 2013. Dr. Paul is currently an Assistant Professor in the Department of Computer Science and Engineering, Jadavpur University. Dr. Paul received his B.E. from Bengal Engineering College in Computer Science and Technology in the year 2001. He did his MS from State...
VHDL based digital integrated circuit design
New block course
Prof. Dr. G. Ascheid, D. Auras and F. Borlenghi offer a new block course in summer semester:
VHDL based digital integrated circuit design
Introduction and application will take place on Friday, April 13, at 10am, at the WSH 24 A 208.
To pre-register for the lecture, please send an email to vhdl(at)ice.rwth-aachen.de
ICE Exhibits at Design West/Multicore 2012
Built on the former Embedded Systems Conference (ESC), the "go-to" industry event for 24 years, Design West 2012 takes place in San Jose, March 26-29. Design West 2012 gathers today's leading design engineers from every major industry segment related to advance systems design into one unified event, across four days, including ESC (Embedded Systems Conference), Android Summit and...
ICE organizes special events at DATE 2012
Design, Automation, and Test in Europe (DATE) is the leading European conference and trade show in Electronic System Design. The next DATE will take place during March 12-16 in Dresden.
Besides presenting research papers and organizing exhibition booths for the UMIC and HiPEAC projects, ICE will once again strongly engage at DATE by organizing three special events. More details can...
ICE Receives Best Paper Award at SoC Symposium 2011
The authors from the ICE Institute of RWTH Aachen University (Weihua Sheng, Stefan Schürmans, Maximilian Odendahl, Rainer Leupers and Gerd Ascheid) received the best paper award of the International Symposium on System-on-Chip (SoC), held in Tampere, Finland, October 31st to November 2nd 2011. The paper entitled "Automatic Calibration of Streaming Applications for Software Mapping...
Interns from Mobile Communications Lab, TGGS, Bangkok, Thailand.
From October 2011 until late September 2012, two new interns are visiting the chair for Integrated Signal Processing Systems (ISS). The interns, Mr. Mongkol Somrobru and Mr. Nikorn Sutthisangiam come from Mobile Communications Lab, The Sirindhorn International Thai-German Graduate School of Engineering (TGGS, King Mongkut's University of Technology North Bangkok (KMUTNB), Lab in...
1st MAPS User Group Workshop (MUG 2011)
On Sep 28/29, ICE organized the 1st MAPS User Group Workshop (MUG 2011) in the UMIC research center. MAPS (click here for more information) is a programming tool suite for heterogeneous multicore architectures that has been developed in the context of the UMIC cluster. It uses both sequential C and a C language extension (CPN) for describing applications in the form of process...