System Design and VLSI Implementation of a CMOS Viterbi Decoder for the Gbit/s Range

Authors:
H. Dawid, G. Fettweis, and Heinrich Meyr
Journal:
Proc. ITG-Conference Mikroelektronik für die Informationstechnik
Date:
1994
Language:
English

BibTeX

@article{Dawid94itg,
author = {H. Dawid, G. Fettweis, and Heinrich Meyr},
title = {System Design and VLSI Implementation of a CMOS Viterbi Decoder for the Gbit/s Range},
year = {1994},
journal = {Proc. ITG-Conference Mikroelektronik für die Informationstechnik},
}

Download

No download found.

News >> News >> News

ICE organizes a hardware security workshop at HiPEAC 2019

Along with Prof. Avi Mendelson from Technion, ICE's Prof. Rainer Leupers, Farhad Merchant

Publication of Third Edition of Handbook of Signal Processing Systems

Bhattacharyya, S.S.; Deprettere, E.F.; Leupers, R.; Takala, J. (Eds.), 3rd Edition., 2018-09-20,

Synopsys ASIP University Day 2018 - Europe

ASIP University Day 2018 took place at ICE on Wednesday, September 26th, 2018

User login

Login

Forgot your password?