- Footer
- Information about ICE
- Sitemap
Sitemap
- Home
- News
- Institute
- Teaching
- Courses in Winter Semester
- Foundations of Computer Science 1
- Computer Science 3
- Advanced Compiler Engineering
- Estimation and Detection Theory
- Lab: Communications Engineering
- Praktikum Technische Informatik
- Lab: Entwurf digitaler Mobilfunkempfänger: Synchronisation und Detektion
- Projekt: Multicore Programming
- Projekt ET+IT: Gruppe 12 - ISS
- Projekt ET+IT: Gruppe 13 - SSS
- Courses in Summer Semester 2019
- Foundations of Compiler Engineering
- Algorithm Design for Digital Receivers
- DSP Design Methodologies and Tools
- Electronic Design Automation
- Estimation, Information Fusion and Machine Learning - Cognitive Tools for Cyber-Physical Systems
- Signal Processing in Multi-Antenna (MIMO) Communication System
- Project: Institute Project SSS
- Project: Institutsprojekt ISS: Maschinelles Lernen in der Kommunikationstechnik
- Project: Multicore Programming
- Laboratory: Digital Mobile Receiver Design: Synchronization and Detection / Entwurf digitaler Mobilfunkempfänger
- Laboratory: Digital IC Design Lab / Entwurf digitaler integrierter Schaltkreise
- Seminar: Embedded System Design: Hardware Security
- Instructions for independent scientific work
- Examinations
- Student Works
- Courses in Winter Semester
- Research
- Research @ ICE
- Algorithms Projects
- Wireless Security in Cyber Physical Systems (WiSeCPS)
- Optimization of 100 Gb/s near field wireless transmitters under consideration of power limits
- Aperol
- Closed Projects
- Transmit-Receive Processing in Massive MIMO Systems
- New Waveforms and Applications in Multicarrier Communications
- Radio Front-end Imperfections
- Cognitive Manager in Wireless Communication Networks
- Iterative MIMO receivers
- Intercell Interference Mitigation with Multicell Beamforming and Relays
- Standard Setting Organizations in an Area of Tension between Antitrust Law, Intellectual Property Law, and Innovation
- Multiuser Diversity
- HUMIC : Akzeptanzbewertung als integraler Bestandteil von Entwicklung und Ausbau komplexer technischer Systeme. Am Beispiel Mobilfunk.
- SMS Retter
- DVB-S
- Digital Microwave Radio Transceiver
- Joint Turbo Decoding and Carrier Synchronisation
- Acquisition and Tracking for UMTS
- DVB-T / OFDM
- Techniques for UWB-OFDM
- Capacity of MIMO Channels with Channel Estimation/Synchronization
- Power Control for UMTS
- Modeling and Characterization of the Wireless Channel
- RAKE Receivers
- Analysis of Iterative (Turbo) Decoding Algorithms
- Smart Antennas and Space-Time Processing
- Broadcast Aspects for Cellular Mobile Systems (Physical Layer)
- Interference Detection and Mitigation
- MIMO Systems
- Architecture Projects
- Power Estimation at Electronic System Level
- Closed Projects
- DAB
- Flexible and Efficient Software Defined Radio Development: The Nucleus Methodology
- RAVEN
- OSIP: Operating System Application Specific Instruction Set Processor
- Flexible Architectures for Next-Generation Iterative MIMO Receivers
- Tool Flow and Architecture Exploration of reconfigurable ASIPs (rASIPs)
- ICORE
- Flexible Implementation of Detection for MIMO-OFDM Receiver
- Designing an ASIP for Retinex Image and Video Processing
- Designing an ASIP for Cryptographic Pairings over Barreto-Naehrig Curves
- Advanced Coarse-grained Reconfigurable Architectures Design Methodology and Tools Research
- Tools Projects
- Hardware Security - Secure Processor Design
- Power-aware Software Mapping of Parallel Applications onto Heterogeneous MPSoCs
- Power Estimation at Electronic System Level
- Parallel SystemC Simulation
- Multi-Scale Multi-Domain Co-Simulation for Rapid ADAS Prototyping
- MAPS: MPSoC Application Programming Studio (SSS)
- Source-to-Source Compilation based on Kernel Recognition
- Closed Projects
- C-Compiler generation from LISA Processor Models
- LANCE C Compiler System
- Design Automation for ASIPs
- GRACE++ (NoC)
- Compilation and Architecture Exploration for Network Processors
- MPSoC Exploration
- HySim: Hybrid Simulation Framework
- Automated Implementation and Optimization of ASIPs
- SHAPES: Scalable Software Hardware Platform for Embedded Systems
- Software Washing Machine for Embedded Code
- FRIDGE
- ASSET
- Optimization for Retargetable Compilers
- OSIP: Operating System Application Specific Instruction Set Processor
- CoEx: Multi-Grained Level Application Profiler
- LISA-Compiler <--> Bus-Compiler Kopplung
- DSPstone
- LISA
- CASTANET
- SuperSim
- SPAM
- MPSoC debugging
- ASIP Instruction Set Extension Synthesis
- parSC – parallel SystemC
- Tool Flow and Architecture Exploration of reconfigurable ASIPs (rASIPs)
- MIRA: Micro-Architectural Reliability Analysis for Deep Submicron Technology
- Advanced Coarse-grained Reconfigurable Architectures Design Methodology and Tools Research
- Collaborative Projects
- Publications