

A Novel Class of Linear MIMO Detectors With Boosted Communications Performance: Algorithm and VLSI Architecture

Dominik Auras, Rainer Leupers, Gerd Ascheid
Institute for Communication Technologies and Embedded Systems
RWTH Aachen University, 52056 Aachen, Germany
email: auras@ice.rwth-aachen.de

Abstract—This paper introduces a novel class of linear soft-input soft-output detectors with boosted communications performance. The detector showed an SNR gain of up to 2.4 dB compared to state-of-the-art linear detectors. We introduce a low-complexity algorithm tailored for VLSI implementation, and propose a suitable architecture. The developed ASIC demonstrates the feasibility and efficiency of the concept, achieving the IEEE 802.11n standard’s peak data rate of 600 Mbit/s.

Keywords—VLSI architecture; Digital signal processing; MIMO Systems; Wireless Communications; Data detection

I. INTRODUCTION

Multi-antenna (MIMO) systems that employ bit-interleaved coded modulation (BICM) are already adopted for wireless standards such as IEEE 802.11n. The extension of BICM with Iterative Decoding (BICM-ID) is a promising option that provides superior communications performance at high spectral efficiency. However, the data detection within these systems poses particular challenges to VLSI implementation.

The exact MIMO detector suffers from an exponential complexity. Linear detectors, e.g. using MMSE filtering, are an economically reasonable option particularly suitable for VLSI designs. These offer a simple algorithmic structure, are purely feed-forward and thus deeply pipelineable. There is only simple signal processing, without any non-linear control flow. The linear algorithms exhibit inherent pipeline, symbol-level and stream-level parallelism.

Additionally, it was shown in [6] that systems using linear detectors can actually have a better spectral efficiency than with close-to-optimal detectors, for a given maximum area constraint. The reported analysis indicates that the VLSI designs’ properties might be more important than the communications performance in certain cases.

Ideally, we would like to improve the communications performance of linear detectors while maintaining all beneficial implementation properties. Eventually, a recent publication [1] on detection algorithms based on the Expectation Propagation framework highlighted new opportunities to improve linear detection. In this paper, we propose the EPIC

detector based on [1], termed the *Expectation Propagation based MIMO Detector ASIC*.

Contribution: We show how to build a detector that combines the VLSI implementation efficiency of linear detectors with a greatly improved communications performance. To this end, we propose a low-complexity algorithm and provide an ASIC case study. Our post-layout results demonstrate our concept’s competitive implementation complexity in terms of area and throughput compared to related work.

Outline: After the description of the assumed system model, we give an overview of related work. Subsequently, we present a low-complexity algorithm and a suitable architecture design. In the results section, we evaluate the algorithmic performance and hardware figures of our approach.

II. SYSTEM MODEL

Fig. 1 depicts the considered spatial multiplexing $N_t \times N_r$ MIMO system with BICM-ID. A message $\mathbf{b} \in \{0, 1\}^{N_b}$ is encoded with rate $r = N_b/N_c$ and interleaved, yielding the code word $\mathbf{c} \in \{0, 1\}^{N_c}$. Let $\mathcal{X} \subset \mathbb{C}$ be a modulation alphabet with $K = \log_2 |\mathcal{X}|$ bits per symbol. The code word is partitioned into N_s subvectors $\mathbf{c}_n \in \{0, 1\}^{KN_t}$. They are subsequently mapped to symbol vectors $\mathbf{x}_n \in \mathcal{X}^{N_t}$ that are transmitted independently. Assuming a frequency-flat fading channel characterized by $\mathbf{H}_n \in \mathbb{C}^{N_r \times N_t}$ and perfect synchronization in time and frequency, the received symbol vector at time n is $\mathbf{y}_n = \mathbf{H}_n \mathbf{x}_n + \mathbf{w}_n$ where $\mathbf{w}_n \in \mathbb{C}^{N_r}$ is a white Gaussian noise process with $\mathbb{E}[\mathbf{w}_n \mathbf{w}_n^H] = N_0 \mathbf{I}_{N_r}$. In the remainder, we drop the time index n for convenience.

Perfect channel knowledge at the receiver is assumed. Using iterative MIMO decoding, detector and channel decoder exchange extrinsic soft information $\boldsymbol{\lambda}^e = \boldsymbol{\lambda}^p - \boldsymbol{\lambda}^a$ in terms of log-likelihood ratios (LLRs), where $\boldsymbol{\lambda}^p$ are the detector’s posterior LLRs and $\boldsymbol{\lambda}^a$ are the prior LLRs fed back from the decoder. A BICM-ID receiver thus requires soft-input soft-output (SISO) channel decoder and detector. In one receiver iteration marked with (A) in Fig. 1, detector and decoder are executed once, in that order.

A. Related Work

Approaches for MIMO detector design can be divided into two categories: linear and non-linear. Non-linear detectors

express the EPIC detector's current belief on the transmit symbols with parameters μ_t and σ_t^2 . The proposed EPIC detector's algorithm is listed in Fig. 2.

```

1: if First Receiver Iteration ( $\lambda^a = \mathbf{0}$ ) then
2:    $\vec{\mu}_t, \vec{\sigma}_t^2 = \text{LMMSE}(\mathbf{y}, \mathbf{H}, N_0)$ 
3:    $\lambda^{\text{int}} = \text{demap}(\vec{\mu}_t, \vec{\sigma}_t^2)$ 
4:    $\mu_t, \sigma_t^2 = \text{map}(\lambda^{\text{int}})$ 
5:    $\vec{\mu}_t, \vec{\sigma}_t^2 = \text{gaussdiv}(\mu_t, \sigma_t^2, \vec{\mu}_t, \vec{\sigma}_t^2)$ 
6: else
7:    $\vec{\mu}_t, \vec{\sigma}_t^2 = \text{map}(\lambda^a)$ 
8: end if
9:  $\vec{\mu}_t, \vec{\sigma}_t^2 = \text{IC-LMMSE}(\mathbf{y}, \mathbf{H}, N_0, \vec{\mu}_t, \vec{\sigma}_t^2)$ 
10:  $\lambda^e = \text{demap}(\vec{\mu}_t, \vec{\sigma}_t^2)$ 

```

Figure 2. The EPIC Detector's underlying algorithm.

The bridge between the two internal detectors lies in line 5. The function *gaussdiv* performs a ‘‘division’’ of Gaussian distributions. It computes

$$\vec{\sigma}_t^2 = \left(\frac{1}{\sigma_t^2} - \frac{1}{\vec{\sigma}_t^2} \right)^{-1} \quad \text{and} \quad \vec{\mu}_t = \vec{\sigma}_t^2 \left(\frac{\mu_t}{\sigma_t^2} - \frac{\vec{\mu}_t}{\vec{\sigma}_t^2} \right) \quad (2)$$

using the inputs from the mapper and the filter.

Additionally, the algorithm assumes to obtain the decoder's posterior LLRs and neglects the prior knowledge in the final demapping. We omit both subtractions between detector and decoder in Fig. 1, thus directly compute λ^e .

B. Algorithmic Building Blocks

In the following subsection, we introduce low-complexity versions of the algorithmic functions used in Alg. 2, that are particularly suitable for VLSI implementation.

1) *IC-LMMSE and LMMSE Equalizer*: The lines 2 and 9 of Alg. 2 use MMSE equalization. We describe first the IC-LMMSE equalizer and subsequently the differences to the LMMSE equalizer.

From the inputs \mathbf{y} , \mathbf{H} , N_0 , $\vec{\mu}_t$ and $\vec{\sigma}_t^2$, we want to calculate the parameters $\vec{\mu}_t$ and $\vec{\rho}_t = 1/\vec{\sigma}_t^2$. First, compute the gram matrix \mathbf{R} and the matched filter output \mathbf{y}^{mf} as

$$\mathbf{R} = \mathbf{H}^H \mathbf{H} \in \mathbb{C}^{N_t \times N_t} \quad \text{and} \quad \mathbf{y}^{\text{mf}} = \mathbf{H}^H \mathbf{y} \quad (3)$$

which we refer to as preprocessing step in the remainder. Perform interference cancellation on \mathbf{y}^{mf} to obtain

$$\mathbf{y}^{\text{mf,ic}} = \mathbf{y}^{\text{mf}} - \sum_{t=1}^{N_t} \mathbf{r}_t \vec{\mu}_t \quad (4)$$

where \mathbf{r}_t denotes the t -th column of \mathbf{R} . Then decompose the matrix

$$\mathbf{C}_y = \mathbf{R} + N_0 \mathbf{C}_x^{-1} = \mathbf{LDL}^H \quad (5)$$

where $\mathbf{C}_x = \text{diag}(\vec{\sigma}_1^2, \dots, \vec{\sigma}_{N_t}^2)$, into a lower triangular matrix $\mathbf{L} = [l_{ij}] \in \mathbb{C}^{N_t \times N_t}$ and a positive real-valued diagonal matrix $\mathbf{D} = \text{diag}(d_{ii}) \in \mathbb{C}^{N_t \times N_t}$. The matrix \mathbf{L}

has a unity diagonal $l_{ii} = 1$. We limit the noise density to a lower bound $N_{0,\text{min}}$, and the elements d_{ii} to d_{min} for numerical reasons. Subsequently, invert the matrices using forward and back substitution to obtain

$$\mathbf{G}^H = \mathbf{C}_y^{-1} = (\mathbf{L}^H)^{-1} \mathbf{D}^{-1} \mathbf{L}^{-1} \quad (6)$$

by solving $\mathbf{LDL}^H \mathbf{G}^H = \mathbf{I}_{N_t}$ for \mathbf{G}^H . The algorithm reuses the reciprocals d_{ii}^{-1} computed for the decomposition in the back substitution step. Compute the bias term

$$\vec{\mu}_t = \mathbf{g}_t^H \mathbf{r}_t \quad (7)$$

and its reciprocal $\vec{\mu}_t^{-1}$, then compute new estimates of the per-stream symbol means and variances as

$$\begin{aligned} \vec{\mu}_t &= \vec{\mu}_t + \vec{\mu}_t^{-1} \mathbf{g}_t^H \mathbf{y}^{\text{mf,ic}} \\ \vec{\sigma}_t^2 &= \vec{\sigma}_t^2 (\vec{\mu}_t^{-1} - 1) \end{aligned} \quad (8)$$

where \mathbf{g}_t^H denotes the t -th row of \mathbf{G}^H . For numerical reasons, we limit $\vec{\mu}_t$ to a lower value $\vec{\mu}_{\text{min}}$, and the variances $\vec{\sigma}_t^2$ to $\vec{\sigma}_{\text{min}}^2$. The last step is to compute the per-stream SNRs $\vec{\rho}_t = 1/\vec{\sigma}_t^2$.

In line 2, perform LMMSE equalization since there is no prior knowledge available. To this end, we set $\vec{\mu}_t = 0$ and $\vec{\sigma}_t^2 = E_s$, where E_s denotes the average transmit symbol energy, in the above description and do not perform interference cancellation, i.e. assume $\mathbf{y}^{\text{mf,ic}} = \mathbf{y}^{\text{mf}}$.

2) *Demapper*: In the lines 3 and 10, we compute the per-stream LLRs λ^{int} and λ^e respectively. Using the max-log approximation and omitting the priors λ^a , demap the equalizer's output $\vec{\mu}_t$ and $\vec{\sigma}_t^2$ according to

$$\lambda_{t,k} = \vec{\rho}_t \left(\min_{x \in \mathcal{X}_k^0} |x - \vec{\mu}_t|^2 - \min_{x \in \mathcal{X}_k^1} |x - \vec{\mu}_t|^2 \right) \quad (9)$$

where \mathcal{X}_k^0 and \mathcal{X}_k^1 are subsets of \mathcal{X} with the k -th bit set to zero or one respectively. The difference of the min-terms is computed with piece-wise linear functions [9].

3) *Mapper*: The *map* function computes symbol means μ_t and variances σ_t^2 from the LLRs. Select λ^{int} in line 4 or the decoder's LLRs λ^a in line 7. Convert the LLRs λ to bit probabilities according to

$$p_{t,k} = \text{logistic}(\lambda_{t,k}) = \frac{1}{1 + \exp(-\lambda_{t,k})}. \quad (10)$$

Then compute the terms $\mathbb{E}[x_t]$ and $\mathbb{E}[x_t^2]$ as in [10]. We limit the symbol variances to a lower bound σ_{min}^2 to improve the numerical stability of the next steps.

4) *GaussDiv*: The function *gaussdiv* implements (2). It calculates $\vec{\mu}_t$ and $\vec{\sigma}_t^2$ from the equalizer's outputs $\vec{\mu}_t, \vec{\sigma}_t^2$ and the mapper's outputs μ_t, σ_t^2 . The variance $\vec{\sigma}_t^2$ might become arbitrarily large if $\sigma_t^2 \approx \vec{\sigma}_t^2$, and even negative e.g. due to rounding errors. This results in a largely increased dynamic range requirement for subsequent computations. We propose




Figure 3. EPIC Architecture Design. The two blocks *Filter Vect.* are identical and each contain two PUs. Forwarding buffers are not drawn. In the first receiver iteration, data flows through the upper chain, then enters the lower one. In subsequent receiver iterations, only the Preproc. PU and the lower chain are active.

a simple ad-hoc heuristic that effectively avoids the increase. To this end, we define that if

$$\tilde{\rho}_t = \frac{1}{\sigma_t^2} - \frac{1}{\tilde{\sigma}_t^2} \stackrel{?}{<} \tilde{\rho}_{\text{thr}} \quad (11)$$

where $\tilde{\rho}_{\text{thr}}$ is a constant threshold, then we set $\tilde{\mu}_t = \mu_t$ and $\tilde{\sigma}_t^2 = \sigma_t^2$, i.e. we forward the mapper's unprocessed output. Otherwise, compute

$$\tilde{\sigma}_t^2 = \frac{1}{\tilde{\rho}_t} \quad \text{and} \quad \tilde{\mu}_t = \tilde{\sigma}_t^2 \left(\frac{\mu_t}{\sigma_t^2} - \frac{\tilde{\mu}_t}{\tilde{\sigma}_t^2} \right). \quad (12)$$

The threshold $\tilde{\rho}_{\text{thr}}$ is chosen as power of two for further simplification.

C. Explanations

The crux in the EPIC detector is the *GaussDiv* process. Without it, we simply have two chained linear detectors. Our experiments confirm that the full performance enhancement is only available using the *GaussDiv* method.

Thus, we want to give a possible interpretation of this phenomenon. Basically, the first LMMSE filter produces a continuous-valued distribution with mean $\mu_t \in \mathbb{C}$, that describes the most likely transmit symbol distribution. The subsequent demapper discretizes the continuous distribution, i.e. it evaluates it at every valid point $x_t \in \mathcal{X}$. The mapper computes a new continuous-valued estimate, which is assumed to be the mean of a new continuous distribution. The innovation contained in this new message potentially results from imposing the validity constraint $x_t \in \mathcal{X}$. The *gaussdiv* function extracts this innovation, by “dividing” the two distributions. Note that instead of computing symbol probabilities, we compute bit probabilities, which is essentially an approximation of the process, as it neglects symbol correlations.

IV. ARCHITECTURE

As a case study, we implemented the algorithm to support the IEEE 802.11n standard's peak data rate of $\Theta_b = 600$ Mbit/s, which is a code bit throughput of

$\Theta_c = 720$ Mbit/s (for $N_t = 4$, 64-QAM, $r = 5/6$). There are two possible workloads, for the first and the subsequent iterations. Our implementation has a constant deterministic throughput, independent of the receiver iteration and SNR.

A. Overview

We use a coarse-grained pipeline of multi-cycle processing units (PUs) that take 18 clock cycles per pipeline cycle, depicted in Fig. 3. For a reasonable clock frequency of $f_{\text{clk}} = 540$ MHz, we achieve a data rate of $\Theta_b = \frac{rN_tK}{18} f_{\text{clk}} = 600$ Mbit/s.

The architecture runs in two possible configurations. For the first receiver iteration, data flows through the *Preprocessing* PU into the upper internal detector composed of four PUs. Then it enters the lower internal detector comprising seven PUs. For any subsequent receiver iterations, we disable the upper chain. The mapper PU takes the input λ^a . In this mode, the *GaussDiv* unit always forwards $\tilde{\mu}_t, \tilde{\sigma}_t^2$ and computes C_y . The processing latency depends on the configuration. In the first case, the latency is $L = 11 \cdot 18$ clock cycles, while in the second it is $L = 7 \cdot 18$ clock cycles. The architecture's throughput is identical for both configurations.

B. Processing Units

The PUs exchange data in one dedicated clock cycle. They use a simple handshake based protocol. All data is kept in registers. Forwarding buffers are used where required, but are not drawn in Fig. 3. All resource allocations of arithmetic units and schedules have been devised manually for each PU.

Beneath regular multiplier and adder units, we use lookup tables e.g. for the logistic function in (10). Newton-Raphson based reciprocal units perform the required divisions. This unit type first normalizes the input x , then performs an initial table lookup $\tilde{x}_0 \approx 1/x$, followed by one Newton-Raphson iteration $\tilde{x}_1 = 2\tilde{x}_0 - x\tilde{x}_0^2$ to obtain an approximate reciprocal $\tilde{x}_1 \approx 1/x$.

We use saturation for the input, output and intermediate LLRs λ^a, λ^e and λ^{int} respectively.

Table I
EPIC ALGORITHM TO PU MAPPING

Processing Unit	Implemented Functionality
Preprocessing	Eq. (3), \mathbf{C}_y in Eq. (5)
\mathbf{LDL}^H -Decomposition	$\mathbf{C}_y = \mathbf{LDL}^H$ in Eq. (5)
Solver (\mathbf{LDL}^H) ⁻¹	Eq. (6)
Filter & SNR	Eq. (7), (8), $\tilde{\rho}_t$
Max-Log Demap	Eq. (9)
Map	Eq. (10), $\mathbb{E}[x_t]$, $\mathbb{E}[x_t^2]$, μ_t , σ_t^2
GaussDiv	Eq. (11), (12), \mathbf{C}_y in Eq. (5)
Interference Cancellation	Eq. (4)

Due to lack of space, we cannot show the PUs' implementation details here. However, the architectural style resembles those presented in [2] and in [3], [11].

C. Partitioning

The proposed algorithm partition and PU mapping for this case study is given in Tbl. I. It follows approximately the functional bounds. Note that several PUs are instantiated twice, as they are in use by both internal detectors. Where appropriate, we customized the unique instances individually, e.g. assuming $\tilde{\mu}_t = 0$ for the upper *Filter & SNR*.

V. IMPLEMENTATION RESULTS

As proof of concept, we designed an ASIC that meets the IEEE 802.11 standard's peak data rate, in order to show the feasibility and efficiency of the proposed algorithm.

A. Conditions and Assumptions

A 40 MHz 802.11n-like scenario is considered assuming a 4×4 MIMO system with gray-mapped 4-/16-/64-QAM modulation, max-log demapping, a spatially uncorrelated Rayleigh channel and perfect channel knowledge. We use a tail-biting convolutional code with polynomials $[133, 171]_8$ and puncturing for the code rates $1/2$, $2/3$, $3/4$ and $5/6$, and a max-log BCJR decoder. The frame length equals the interleaver's length, given by the IEEE 802.11n standard, which depends on the modulation and coding scheme. The average signal-to-noise ratio (SNR) per receive antenna is defined as $\text{SNR} = \mathbb{E}[\|\mathbf{H}\mathbf{x}\|^2]/(N_r N_0)$. We determined the required word lengths to obtain an SNR loss of $\leq 0.1\text{dB}$ compared to the floating-point model at a frame error rate of 10%. All simulations have been performed with 10^5 frames.

B. Algorithmic Performance

Fig. 4 shows the frame error rate (FER) over SNR for the $\Theta_b = 600\text{Mbit/s}$ mode of the IEEE 802.11n standard, assuming $N_t = 4$, 64-QAM ($K = 6$) and the code rate $r = 5/6$. The simulation includes the bit-accurate model of our EPIC, and models of the MMSE-PIC [2] detector and the fixed-complexity sphere decoder (FCSD) [4] that both neglect any finite word length effects. The EPIC shows a reasonable communications performance in-between the FCSD and the MMSE-PIC as expected [1].




Figure 4. Frame Error Rate over SNR. The *MMSE-PIC* model excludes any finite word length effects. *EPIC* is our VLSI implementation including all finite word length effects.

Tbl. II summarizes the communications performance gain of the EPIC over the MMSE-PIC, measured at 10% FER. We observe a possible gain of more than 2 dB. The largest gain is achieved in the first receiver iteration, as could be expected. For subsequent receiver iterations, the EPIC is a default IC-LMMSE detector, thus the observed gains result from the improved initial performance. The gain diminishes over receiver iterations. The EPIC exhibits greater gain at lower code rates. The gain from iterating between detector and decoder, e.g. visible in Fig. 4, appears to be weaker for the EPIC than for the MMSE-PIC, for example approximately 4.2 dB (MMSE-PIC) to 3.1 dB (EPIC) from first to second receiver iteration. This is in accordance with the original algorithm [1] and not due to our implementation.

We also conducted simulations using the low-density parity check (LDPC) codes defined in the IEEE 802.11n standard. The observations are similar. The gain values are lower, but always greater than zero, thus the EPIC performs at least as good as the MMSE-PIC.

Table II
EPIC COMMUNICATIONS PERFORMANCE GAIN

Modulation	Code Rate	SNR Gain [dB] to MMSE-PIC			
		1. It	2. It	3. It	4. It
QPSK	1/2	0.9	0.2	0.0	0.0
	3/4	2.4	0.7	0.3	0.2
16-QAM	1/2	0.9	0.3	0.1	0.0
	3/4	2.0	0.8	0.6	0.4
64-QAM	2/3	1.0	0.4	0.3	0.1
	3/4	1.4	0.5	0.4	0.2
	5/6	1.7	0.6	0.5	0.5

Table III
COMPARISON TO OTHER REPORTED MIMO DETECTORS

	This work	[2]	[3]	[4]	[5]	[6]	[7]	[8]
Number of antennas	4×4	4×4	4×4	4×4	$\leq 4 \times 4$	$\leq 4 \times 4$	4×4	4×4
Modulation order	≤ 64	≤ 64	≤ 64	64	≤ 64	≤ 64	16	64
Algorithm	EPIC	MMSE-PIC	IC-LMMSE	FCSD	MCMC	STS-SD	Trellis	K-Best
Iterative MIMO Decoding	yes	yes	yes	yes	yes	yes	yes	no
Technology	90 nm	90 nm	90 nm	90 nm	90 nm	90 nm	65 nm	130 nm
Core area [mm ²]	1.08	1.5	–	2.61	–	–	1.58 (3.03 ^f)	–
Throughput Θ_c [Mbit/s]	733	757	833	2200	avg. 34.2 ^e	avg. 51.1 ^d	1700 (1228 ^f)	946 ^f
Preprocessing area [kGE]	345.8	384.2 ^a	178.3	– ^b	– ^c	– ^b	– ^b	– ^b
Detection area [kGE]				555	265	175	1097	174
Efficiency [Mbit/s/kGE]	2.11	1.97	4.67	3.96	0.13	0.29	1.12	5.44

^a Area for chip IO interface excluded

^b Area for required QRD not included

^c Area for optional initial detection not included

^d We assume 100 visited nodes per symbol vector [2].

^e We assume $N_s = 64$, $N_{gs} = 8$, $N_p = 8$ [5].

^f Scaled to 90nm CMOS technology assuming $t_{pd} \sim 1/s$ and $A \sim 1/s^2$.

C. ASIC Implementation

We synthesized the proposed architecture with Synopsys Design Compiler G-2012.06 in topographical mode and obtained a layout with Cadence SoC Encounter 10.1 using a 1.0V standard-performance standard cell library for the UMC 90nm SP-RVT LowK CMOS process. The ASIC achieves a maximum clock frequency of 550 MHz, yielding a maximum throughput of $\Theta_c = 733$ Mbit/s. This variant occupies 345.8 kGE and 1.08 mm². One gate-equivalent (GE) corresponds to the area of one two-input drive-one NAND gate. The per-unit area breakdown is given in Tbl. IV. The matrix inversion, performed on the decomposition and solver units, requires up to 68.9 kGE, which is about the half of the MMSE-PIC’s inversion circuitry. This results most likely from the exploitation of the symmetries $\mathbf{C}_y^H = \mathbf{C}_y$ and $\mathbf{G}^H = \mathbf{G}$. With about 5.1%, the additional GaussDiv

unit constitutes only a small overhead, but is crucial for the improved communications performance.

Tbl. III shows data of other reported MIMO detectors and our work. We use the area-throughput efficiency for comparisons. The EPIC is smaller than the MMSE-PIC [2], and slightly slower. Both detectors show a similar efficiency around 2 Mbit/s/kGE. The reduced area might be due to the data symmetries of \mathbf{C}_y and \mathbf{G}^H present in the EPIC algorithm, which are not available in the MMSE-PIC’s algorithm formulation. Post-synthesis results for an IC-LMMSE detector are reported in [3]. Our detector internally comprises two MMSE detectors, and thus seems to have roughly double the area of that design.

Compared to the FCSD, the EPIC is smaller, but has a lower area-throughput efficiency. Combined with the better communications performance of the FCSD, the EPIC seems to be the less efficient architecture. However, neither the required QR decomposition, the required matrix multiplication $\mathbf{Q}^H \mathbf{y}$ nor the overhead for storing \mathbf{Q} are included in the FCSD’s figures, while the EPIC does not need any further preprocessing. Thus, the FCSD has a better detector area-throughput efficiency, however its system efficiency depends on additional circuitry, which is not needed for the EPIC (and for the MMSE-PIC).

The MCMC detector and the STS-SD offer a significantly lower throughput and lower area-throughput efficiency. Furthermore, the STS-SD has a strong run-time variability of the throughput, which makes system design challenging, and requires additional circuitry to manage the variations (e.g. dynamic data distribution and collection).

The trellis-based detector [7] shows good communications performance, similar to the FCSD, but the reported design supports only 16-QAM. For this modulation order, it already

Table IV
EPIC IMPLEMENTATION RESULTS

Processing Unit	1st	2nd
Preprocessing [kGE]	32.5	
\mathbf{LDL}^H Decomposition [kGE]	38.3	27.5
Solver $(\mathbf{LDL}^H)^{-1}$ [kGE]	30.6	29.4
Filter & SNR [kGE]	39.5	52.3
Max-Log Demap [kGE]	7.8	7.1
Map [kGE]	12.2	
GaussDiv [kGE]	17.8	
Interference Cancellation [kGE]	17.6	
Forwarding & Multiplexer [kGE]	33.2	
Total area [kGE]	345.8	
Clock frequency [MHz]	550	
Throughput Θ_c [Mbit/s]	733	
Efficiency [Mbit/s/kGE]	2.11	

occupies a large area of > 1 MGE. Transitioning to 64-QAM, the internal trellis will have 64 instead of 16 states, which suggests that the area occupation might grow largely. The area-throughput efficiency is lower than that of the EPIC.

If only SO-only detection is required, then the K-Best detector in [8] is a lot more efficient than the EPIC. We expect that a SO-only variant of the EPIC would save only few area (basically a few multiplexers). This is opposing to SO-only MMSE detectors, that could save more (like the mapper), but the EPIC requires most of the functionality also in the first receiver iteration.

Clearly, the fact that the design is customized for one maximum throughput target is a limitation of our architectural approach. To support higher or lower code rates, beyond simple frequency scaling, we need to redesign the PUs considering less clock cycles per pipeline cycles. E.g. if the target is $\Theta_b = 300$ Mbit/s, then the PUs might take 36 clock cycles instead of 18. The architectural concept is scalable in principle, but requires quite some development effort.

VI. CONCLUSIONS

A novel class of linear MIMO detectors for BICM-ID systems is introduced. It keeps the desirable VLSI implementation properties of linear detectors, while additionally improving the communications performance by up to 2.4 dB for the considered IEEE 802.11n-like scenarios. The presented ASIC has a similar area-throughput efficiency as the best linear MIMO detector reported in literature. It proves that similar area and throughput figures combined with significant SNR gains over regular linear MMSE detection is possible.

Future MIMO receivers can take advantage of the detectors's observed SNR gains in order to largely improve the network's transmission range, or increase the data rate in presence of strong inter-cell interference. In fact, the largest gains have been observed for the non-iterative receiver case. Thus an adoption to current MIMO systems is possible without requiring the complexity of iterative MIMO decoding.

ACKNOWLEDGMENT

This work has been supported by the Ultra High-Speed Mobile Information and Communication Research Centre, RWTH Aachen University.

REFERENCES

- [1] M. Senst and G. Ascheid, "How the framework of expectation propagation yields an iterative IC-LMMSE MIMO receiver," in *Global Telecommunications Conference (GLOBECOM 2011)*, 2011 *IEEE*, 2011, pp. 1–6. DOI:10.1109/GLOCOM.2011.6133608
- [2] C. Studer, S. Fateh, and D. Seethaler, "ASIC implementation of soft-input soft-output MIMO detection using MMSE parallel interference cancellation," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1754–1765, 2011. DOI:10.1109/JSSC.2011.2144470

- [3] D. Auras, R. Leupers, and G. Ascheid, "A novel reduced-complexity soft-input soft-output MMSE MIMO detector: Algorithm and efficient VLSI architecture," in *Communications, 2014. ICC '14. IEEE International Conference on*, 2014, in press.
- [4] X. Chen, G. He, and J. Ma, "VLSI implementation of a high-throughput iterative fixed-complexity sphere decoder," *Circuits and Systems II: Express Briefs, IEEE Transactions on*, vol. 60, no. 5, pp. 272–276, 2013. DOI:10.1109/TCSII.2013.2251954
- [5] U. Deidersen, D. Auras, and G. Ascheid, "A parallel VLSI architecture for markov chain monte carlo based MIMO detection," in *Proceedings of the 23rd ACM International Conference on Great Lakes Symposium on VLSI*, ser. GLSVLSI '13. New York, NY, USA: ACM, 2013, pp. 167–172. DOI:10.1145/2483028.2483084. [Online]. Available: <http://doi.acm.org/10.1145/2483028.2483084>
- [6] E. M. Witte, "Efficiency and flexibility trade-offs for soft-input soft-output sphere-decoding architectures," Ph.D. dissertation, RWTH Aachen University, 2013.
- [7] Y. Sun and J. Cavallaro, "Trellis-search based soft-input soft-output MIMO detector: Algorithm and VLSI architecture," *Signal Processing, IEEE Transactions on*, vol. 60, no. 5, pp. 2617–2627, 2012. DOI:10.1109/TSP.2012.2187646
- [8] D. Patel, V. Smolyakov, M. Shabany, and P. Gulak, "VLSI implementation of a WiMAX/LTE compliant low-complexity high-throughput soft-output k-best MIMO detector," in *Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on*, May 2010, pp. 593–596. DOI:10.1109/ISCAS.2010.5537524
- [9] I. Collings, M. R. G. Butler, and M. McKay, "Low complexity receiver design for MIMO bit-interleaved coded modulation," in *Spread Spectrum Techniques and Applications, 2004 IEEE Eighth International Symposium on*, Aug 2004, pp. 12–16. DOI:10.1109/ISSSTA.2004.1371654
- [10] A. Tomasoni, M. Ferrari, D. Gatti, F. Osnato, and S. Bellini, "A low complexity turbo MMSE receiver for W-LAN MIMO systems," in *Communications, 2006. ICC '06. IEEE International Conference on*, vol. 9, June 2006, pp. 4119–4124. DOI:10.1109/ICC.2006.255726
- [11] D. Auras, R. Leupers, and G. Ascheid, "Efficient VLSI architectures for matrix inversion in soft-input soft-output MMSE MIMO detectors," in *Circuits and Systems (ISCAS), Proceedings of 2014 IEEE International Symposium on*, 2014, in press.
- [12] D. Auras, D. Rieth, R. Leupers, and G. Ascheid, "Extended abstract: VLSI implementation of linear MIMO detection with boosted communications performance," in *Proceedings of the 24th ACM International Conference on Great Lakes Symposium on VLSI*, ser. GLSVLSI '14, 2014, in press.